

FEATURES

- 1.5 pF off source capacitance**
- <1 pC charge injection**
- 33 V supply range**
- 120 Ω on resistance**
- Fully specified at $\pm 15\text{ V}$, $+12\text{ V}$**
- No V_L supply required**
- 3 V logic-compatible inputs**
- Rail-to-rail operation**
- 14-lead TSSOP and 12-lead LFCSP_VQ**
- Typical power consumption < 0.03 μW**

APPLICATIONS

- Automatic test equipment**
- Data acquisition systems**
- Battery-powered systems**
- Sample-and-hold systems**
- Audio signal routing**
- Video signal routing**
- Communication systems**

GENERAL DESCRIPTION

The ADG1204 is a complementary metal-oxide semiconductor (CMOS) analog multiplexer, comprising four single channels designed on an *iCMOS* (industrial CMOS) process. *iCMOS* is a modular manufacturing process that combines high voltage CMOS and bipolar technologies. It enables the development of a wide range of high performance analog ICs capable of 33 V operation in a footprint that no previous generation of high voltage parts has been able to achieve. Unlike analog ICs using conventional CMOS processes, *iCMOS* components can tolerate high supply voltages while providing increased performance, dramatically lower power consumption, and reduced package size.

The ultralow capacitance and charge injection of this multiplexer makes it an ideal solution for data acquisition and sample-and-hold applications, where low glitch and fast settling are required. Fast switching speed coupled with high signal bandwidth makes the part suitable for video signal switching. *iCMOS* construction ensures ultralow power dissipation, making the part ideally suited for portable and battery-powered instruments.

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

04779-001

The ADG1204 switches one of four inputs to a common output, D, as determined by the 3-bit binary address lines: A0, A1, and EN. Logic 0 on the EN pin disables the device. Each switch conducts equally well in both directions when on and has an input signal range that extends to the supplies. In the off condition, signal levels up to the supplies are blocked. All switches exhibit break-before-make switching action.

PRODUCT HIGHLIGHTS

1. 1.5 pF off source capacitance ($\pm 15\text{ V}$ supply).
2. <1 pC charge injection.
3. 3 V logic-compatible digital inputs: $V_{IH} = 2.0\text{ V}$, $V_{IL} = 0.8\text{ V}$.
4. No V_L logic power supply required.
5. Ultralow power dissipation: <0.03 μW .
6. 14-lead TSSOP and 12-lead, 3 mm \times 3 mm LFCSP_VQ packages.

Rev. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

Features	1	ESD Caution.....	7
Applications.....	1	Pin Configurations and Function Descriptions.....	8
Functional Block Diagram	1	Truth Table	8
General Description.....	1	Typical Performance Characteristics	9
Product Highlights	1	Test Circuits.....	12
Specifications.....	3	Terminology	14
Dual Supply	3	Outline Dimensions	15
Single Supply	5	Ordering Guide	15
Absolute Maximum Ratings.....	7		

REVISION HISTORY

2/09—Rev. A to Rev. B

Changes to Power Requirements, I _{DD} , Digital Inputs = 5 V	
Parameter, Table 1.....	4
Changes to Power Requirements, I _{DD} , Digital Inputs = 5 V	
Parameter, Table 2.....	6
Updated Outline Dimensions	15

7/06—Rev. 0 to Rev. A

Updated Format.....	Universal
Changes to Table 1.....	3
Changes to Table 2.....	5
Changes to the Terminology Section	14

7/05—Revision 0: Initial Version

SPECIFICATIONS

DUAL SUPPLY

$V_{DD} = 15 \text{ V} \pm 10\%$, $V_{SS} = -15 \text{ V} \pm 10\%$, GND = 0 V, unless otherwise noted.

Table 1.

Parameter	Y Version¹			Unit	Test Conditions/Comments
	25°C	-40°C to +85°C	-40°C to +125°C		
ANALOG SWITCH					
Analog Signal Range			V_{DD} to V_{SS}	V	
On Resistance (R_{ON})	120			Ω typ	$V_S = \pm 10 \text{ V}$, $I_S = -1 \text{ mA}$; see Figure 21
	190	230	260	Ω max	$V_{DD} = +13.5 \text{ V}$, $V_{SS} = -13.5 \text{ V}$
On Resistance Match Between Channels (ΔR_{ON})	3.5			Ω typ	$V_S = \pm 10 \text{ V}$, $I_S = -1 \text{ mA}$
	6	10	12	Ω max	
On Resistance Flatness ($R_{FLATNESS}$)	20			Ω typ	$V_S = -5 \text{ V}$, 0 V, +5 V; $I_S = -1 \text{ mA}$
	57	72	79	Ω max	
LEAKAGE CURRENTS					
Source Off Leakage, I_S (OFF)	± 0.02			nA typ	$V_{DD} = +16.5 \text{ V}$, $V_{SS} = -16.5 \text{ V}$
	± 0.1	± 0.6	± 1	nA max	$V_S = \pm 10 \text{ V}$, $V_D = \mp 10 \text{ V}$; see Figure 22
Drain Off Leakage, I_D (OFF)	± 0.02			nA typ	$V_S = \pm 10 \text{ V}$, $V_D = \mp 10 \text{ V}$; see Figure 22
	± 0.1	± 0.6	± 1	nA max	
Channel On Leakage, I_D , I_S (ON)	± 0.02			nA typ	$V_S = V_D = \pm 10 \text{ V}$; see Figure 23
	± 0.2	± 0.6	± 1	nA max	
DIGITAL INPUTS					
Input High Voltage, V_{INH}			2.0	V min	
Input Low Voltage, V_{INL}			0.8	V max	
Input Current, I_{INL} or I_{INH}	0.005		± 0.1	μA typ	$V_{IN} = V_{INL}$ or V_{INH}
Digital Input Capacitance, C_{IN}	2.5			μA max	
				pF typ	
DYNAMIC CHARACTERISTICS ²					
Transition Time, t_{TRANS}	120			ns typ	$R_L = 300 \Omega$, $C_L = 35 \text{ pF}$
	150	180	200	ns max	$V_S = 10 \text{ V}$; see Figure 24
t_{ON} (EN)	70			ns typ	$R_L = 300 \Omega$, $C_L = 35 \text{ pF}$
	85	100	110	ns max	$V_S = 10 \text{ V}$; see Figure 26
t_{OFF} (EN)	90			ns typ	$R_L = 300 \Omega$, $C_L = 35 \text{ pF}$
	110	135	155	ns max	$V_S = 10 \text{ V}$; see Figure 26
Break-Before-Make Time Delay, t_D	25			ns typ	$R_L = 300 \Omega$, $C_L = 35 \text{ pF}$
			10	ns min	$V_{S1} = V_{S2} = 10 \text{ V}$; see Figure 25
Charge Injection	-0.7			pC typ	$V_S = 0 \text{ V}$, $R_S = 0 \Omega$, $C_L = 1 \text{ nF}$; see Figure 27
Off Isolation	85			dB typ	$R_L = 50 \Omega$, $C_L = 5 \text{ pF}$, $f = 1 \text{ MHz}$; see Figure 28
Channel-to-Channel Crosstalk	80			dB typ	$R_L = 50 \Omega$, $C_L = 5 \text{ pF}$, $f = 1 \text{ MHz}$; see Figure 30
Total Harmonic Distortion + Noise	0.15			% typ	$R_L = 10 \text{ k}\Omega$, 5 V rms, $f = 20 \text{ Hz}$ to 20 kHz ; see Figure 31
Bandwidth -3 dB	800			MHz typ	$R_L = 50 \Omega$, $C_L = 5 \text{ pF}$; see Figure 29
C_S (OFF)	1.2			pF typ	$f = 1 \text{ MHz}$, $V_S = 0 \text{ V}$
	1.5			pF max	$f = 1 \text{ MHz}$, $V_S = 0 \text{ V}$
C_D (OFF)	3.6			pF typ	$f = 1 \text{ MHz}$, $V_S = 0 \text{ V}$
	4.2			pF max	$f = 1 \text{ MHz}$, $V_S = 0 \text{ V}$
C_D , C_S (ON)	5.5			pF typ	$f = 1 \text{ MHz}$, $V_S = 0 \text{ V}$
	6.5			pF max	$f = 1 \text{ MHz}$, $V_S = 0 \text{ V}$

ADG1204

Parameter	25°C	Y Version ¹		Unit	Test Conditions/Comments
		-40°C to +85°C	-40°C to +125°C		
POWER REQUIREMENTS					
I _{DD}	0.001		1.0	µA typ	V _{DD} = +16.5 V, V _{SS} = -16.5 V Digital inputs = 0 V or V _{DD}
I _{DD}	170		285	µA max	Digital inputs = 5 V
I _{SS}	0.001		1.0	µA typ	Digital inputs = 0 V or V _{DD}
I _{SS}	0.001		1.0	µA max	Digital inputs = 5 V

¹ Y version temperature range is -40°C to +125°C.

² Guaranteed by design, not subject to production test.

SINGLE SUPPLY

$V_{DD} = 12 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, $GND = 0 \text{ V}$, unless otherwise noted.

Table 2.

Parameter	Y Version¹			Unit	Test Conditions/Comments
	25°C	-40°C to +85°C	-40°C to +125°C		
ANALOG SWITCH					
Analog Signal Range			$0 \text{ V} \text{ to } V_{DD}$	V	
On Resistance (R_{ON})	300			$\Omega \text{ typ}$	$V_S = 0 \text{ V} \text{ to } 10 \text{ V}$, $I_S = -1 \text{ mA}$; see Figure 21
On Resistance Match Between Channels (ΔR_{ON})	475	567	625	$\Omega \text{ max}$	$V_{DD} = 10.8 \text{ V}$, $V_{SS} = 0 \text{ V}$
	5			$\Omega \text{ typ}$	$V_S = 0 \text{ V} \text{ to } 10 \text{ V}$, $I_S = -1 \text{ mA}$
On Resistance Flatness ($R_{FLAT(ON)}$)	16	26	27	$\Omega \text{ max}$	
	60			$\Omega \text{ typ}$	$V_S = 3 \text{ V}$, 6 V , 9 V ; $I_S = -1 \text{ mA}$
LEAKAGE CURRENTS					
Source Off Leakage, I_S (OFF)	± 0.02			$nA \text{ typ}$	$V_{DD} = 13.2 \text{ V}$
	± 0.1	± 0.6	± 1	$nA \text{ max}$	$V_S = 1 \text{ V}/10 \text{ V}$, $V_D = 10 \text{ V}/1 \text{ V}$; see Figure 22
Drain Off Leakage, I_D (OFF)	± 0.02			$nA \text{ typ}$	$V_S = 1 \text{ V}/10 \text{ V}$, $V_D = 10 \text{ V}/1 \text{ V}$; see Figure 22
	± 0.1	± 0.6	± 1	$nA \text{ max}$	
Channel On Leakage, I_D , I_S (ON)	± 0.02			$nA \text{ typ}$	$V_S = V_D = 1 \text{ V} \text{ or } 10 \text{ V}$; see Figure 23
	± 0.2	± 0.6	± 1	$nA \text{ max}$	
DIGITAL INPUTS					
Input High Voltage, V_{INH}			2.0	V min	
Input Low Voltage, V_{INL}			0.8	V max	
Input Current, I_{INL} or I_{INH}	0.001		± 0.1	$\mu A \text{ typ}$	$V_{IN} = V_{INL}$ or V_{INH}
Digital Input Capacitance, C_{IN}	2.5			$\mu A \text{ max}$	
				pF typ	
DYNAMIC CHARACTERISTICS ²					
Transition Time, t_{TRANS}	150			ns typ	$R_L = 300 \Omega$, $C_L = 35 \text{ pF}$
	190	240	265	ns max	$V_S = 8 \text{ V}$; see Figure 24
t_{ON} (EN)	95			ns typ	$R_L = 300 \Omega$, $C_L = 35 \text{ pF}$
	120	150	170	ns max	$V_S = 8 \text{ V}$; see Figure 26
t_{OFF} (EN)	100			ns typ	$R_L = 300 \Omega$, $C_L = 35 \text{ pF}$
	125	155	170	ns max	$V_S = 8 \text{ V}$; see Figure 26
Break-Before-Make Time Delay, t_b	50		10	ns typ	$R_L = 300 \Omega$, $C_L = 35 \text{ pF}$
				ns min	$V_{S1} = V_{S2} = 8 \text{ V}$; see Figure 25
Charge Injection	-0.4			pC typ	$V_S = 6 \text{ V}$, $R_S = 0 \Omega$, $C_L = 1 \text{ nF}$; see Figure 27
Off Isolation	85			dB typ	$R_L = 50 \Omega$, $C_L = 5 \text{ pF}$, $f = 1 \text{ MHz}$; see Figure 28
Channel-to-Channel Crosstalk	80			dB typ	$R_L = 50 \Omega$, $C_L = 5 \text{ pF}$, $f = 1 \text{ MHz}$; see Figure 30
Bandwidth -3 db	550			MHz typ	$R_L = 50 \Omega$, $C_L = 5 \text{ pF}$; see Figure 29
C_S (OFF)	1.2			pF typ	$f = 1 \text{ MHz}$; $V_S = 6 \text{ V}$
	1.5			pF max	$f = 1 \text{ MHz}$; $V_S = 6 \text{ V}$
C_D (OFF)	3.6			pF typ	$f = 1 \text{ MHz}$; $V_S = 6 \text{ V}$
	4.2			pF max	$f = 1 \text{ MHz}$; $V_S = 6 \text{ V}$
C_D , C_S (ON)	5.5			pF typ	$f = 1 \text{ MHz}$; $V_S = 6 \text{ V}$
	6.5			pF max	$f = 1 \text{ MHz}$; $V_S = 6 \text{ V}$

ADG1204

Parameter	Y Version ¹				Unit	Test Conditions/Comments
	25°C	-40°C to +85°C	-40°C to +125°C			
POWER REQUIREMENTS						
I _{DD}	0.001		1.0		µA typ µA max	V _{DD} = 13.2 V Digital inputs = 0 V or V _{DD}
I _{DD}	170		285		µA typ µA max	Digital inputs = 5 V

¹ Y version temperature range is -40°C to +125°C.

² Guaranteed by design, not subject to production test.

ABSOLUTE MAXIMUM RATINGS

$T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 3.

Parameter	Rating
V_{DD} to V_{SS}	35 V
V_{DD} to GND	-0.3 V to +25 V
V_{SS} to GND	+0.3 V to -25 V
Analog Inputs ¹	$V_{SS} - 0.3 \text{ V}$ to $V_{DD} + 0.3 \text{ V}$ or 30 mA, whichever occurs first
Digital Inputs ¹	GND - 0.3 V to $V_{DD} + 0.3 \text{ V}$ or 30 mA, whichever occurs first
Peak Current, S or D	100 mA (pulsed at 1 ms, 10% duty cycle maximum)
Continuous Current	45 mA
Operating Temperature Range Automotive (Y Version)	-40°C to +125°C
Storage Temperature Range	-65°C to +150°C
Junction Temperature	150°C
14-Lead TSSOP, θ_{JA} Thermal Impedance (4-Layer Board)	112°C/W
12-Lead LFCSP_VQ, θ_{JA} Thermal Impedance	80°C/W
Reflow Soldering Peak Temperature, Pb Free	260°C

¹ Overvoltages at IN, S, or D are clamped by internal diodes. Current should be limited to the maximum ratings given.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Only one absolute maximum rating can be applied at any one time.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 2. TSSOP Pin Configuration




Figure 3. LFCSP_VQ Pin Configuration

Table 4. Pin Function Descriptions







Pin No.		Mnemonic	Description
TSSOP	LFCSP_VQ		
1	11	A0	Logic Control Input.
2	12	EN	Active High Digital Input. When low, the device is disabled and all switches are off. When high, Ax logic inputs determine on switches.
3	1	V _{ss}	Most Negative Power Supply Potential.
4	2	S1	Source Terminal. Can be an input or an output.
5	3	S2	Source Terminal. Can be an input or an output.
6	4	D	Drain Terminal. Can be an input or an output.
7 to 9	5	NC	No Connection.
10	6	S4	Source Terminal. Can be an input or an output.
11	7	S3	Source Terminal. Can be an input or an output.
12	8	V _{dd}	Most Positive Power Supply Potential.
13	9	GND	Ground (0 V) Reference.
14	10	A1	Logic Control Input.

TRUTH TABLE

Table 5.

EN	A1	A0	S1	S2	S3	S4
0	X	X	Off	Off	Off	Off
1	0	0	On	Off	Off	Off
1	0	1	Off	On	Off	Off
1	1	0	Off	Off	On	Off
1	1	1	Off	Off	Off	On

TYPICAL PERFORMANCE CHARACTERISTICS






Figure 10. Leakage Currents as a Function of Temperature,
Single Supply




Figure 13. Transition Times vs. Temperature




Figure 11. I_{DD} vs. Logic Level




Figure 14. Off Isolation vs. Frequency




Figure 12. Charge Injection vs. Source Voltage




Figure 15. Crosstalk vs. Frequency




Figure 16. On Response vs. Frequency




Figure 19. On Capacitance vs. Source Voltage




Figure 17. THD + N vs. Frequency




Figure 20. Capacitance vs. Source Voltage, Single Supply




Figure 18. Off Capacitance vs. Source Voltage

TEST CIRCUITS




Figure 21. On Resistance




Figure 22. Off Leakage




Figure 23. On Leakage





Figure 24. Address to Output Switching Times



04779-023





Figure 25. Break-Before-Make Time Delay



04779-024





Figure 26. Enable-to-Output Switching Delay



04779-025




Figure 27. Charge Injection

04779-026




Figure 28. Off Isolation




Figure 30. Channel-to-Channel Crosstalk




Figure 29. Bandwidth




Figure 31. THD + Noise

TERMINOLOGY

I_{DD}

The positive supply current.

I_{SS}

The negative supply current.

V_D (V_S)

The analog voltage on Terminal D and Terminal S.

R_{ON}

The ohmic resistance between D and S.

R_{FLAT(ON)}

Flatness is defined as the difference between the maximum and minimum value of on resistance, as measured over the specified analog signal range.

I_S (OFF)

The source leakage current with the switch off.

I_D (OFF)

The drain leakage current with the switch off.

I_D, I_S (ON)

The channel leakage current with the switch on.

V_{INL}

The maximum input voltage for Logic 0.

V_{INH}

The minimum input voltage for Logic 1.

I_{INL} (I_{INH})

The input current of the digital input.

C_S (OFF)

The off switch source capacitance, which is measured with reference to ground.

C_D (OFF)

The off switch drain capacitance, which is measured with reference to ground.

C_D, C_S (On)

The on switch capacitance, measured with reference to ground.

C_{IN}

The digital input capacitance.

t_{ON} (EN)

The delay between applying the digital control input and the output switching on.

t_{OFF} (EN)

The delay between applying the digital control input and the output switching off.

t_{TRANS}

The delay time between the 50% and 90% points of the digital input and switch on condition when switching from one address state to another.

Charge Injection

A measure of the glitch impulse transferred from the digital input to the analog output during switching.

Off Isolation

A measure of unwanted signal coupling through an off switch.

Crosstalk

A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

Bandwidth

The frequency at which the output is attenuated by -3 dB.

On Response

The frequency response of the on switch.


Insertion Loss

The loss due to the on resistance of the switch.

Total Harmonic Distortion + Noise (THD + N)

The ratio of the harmonic amplitude plus noise of the signal to the fundamental.

OUTLINE DIMENSIONS




COMPLIANT TO JEDEC STANDARDS MO-153-AB-1

Figure 32. 14-Lead Thin Shrink Small Outline Package [TSSOP]

(RU-14)

Dimensions shown in millimeters

061908-A



061908-B

*COMPLIANT TO JEDEC STANDARDS MO-220-VEED-1
EXCEPT FOR EXPOSED PAD DIMENSION.

Figure 33. 12-Lead Lead Frame Chip Scale Package [LFCSP_VQ]

3 mm × 3 mm Body, Very Thin Quad

(CP-12-1)

Dimensions shown in millimeters

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
ADG1204YRUZ ¹	-40°C to +125°C	14-Lead Thin Shrink Small Outline Package (TSSOP)	RU-14
ADG1204YRUZ-REEL ¹	-40°C to +125°C	14-Lead Thin Shrink Small Outline Package (TSSOP)	RU-14
ADG1204YRUZ-REEL7 ¹	-40°C to +125°C	14-Lead Thin Shrink Small Outline Package (TSSOP)	RU-14
ADG1204YCPZ-500RL ¹	-40°C to +125°C	12-Lead Lead Frame Chip Scale Package (LFCSP_VQ)	CP-12-1
ADG1204YCPZ-REEL ¹	-40°C to +125°C	12-Lead Lead Frame Chip Scale Package (LFCSP_VQ)	CP-12-1

¹ Z = RoHS Compliant Part..

NOTES